A fully integrated K-band dual down-conversion receiver for phased array radar applications in 90 nm CMOS is presented. The receiver utilizes the dual down-conversion architecture to achieve superior performance. The integrated 1.15 GHz image-rejection filter (IRF) provides enough wideband (22 MHz) image rejection ratio at 140 MHz offset before the second down-conversion by utilizing the Q-enhancing and frequency staggering techniques to compensate the component loss. The low noise amplifier realizes the single-to-differential-ended conversion at the input with a transformer and achieves good common-mode rejection. The 70 MHz intermediate frequency baseband consists of two cascaded 3rd-order band-pass active-RC filters (BPFs) and one automatic gain control (AGC) loop, with the integrator frequency compensation technique to lower down the requirements on the embedded Op-Amps. Two phase-locked loop (PLL) frequency synthesizers are integrated to provide the local oscillation (LO) signals for the down-conversions, where the matching of the charge-pump is improved by adding one extra current compensation branch. The measurements of the prototype show that the receiver converts the targeted mm-wave signal to 70 MHz intermediate frequency while achieving 8.3 dB noise figure (NF), 51-95 dB variable gain range and >45 dB image rejection ratio at 140 MHz offset with >22 MHz signal bandwidth. The receiver draws 74 mA current (excluding 2 PLLs) from the 1.2 V power supplies and occupies a core area of 4.58 × 0.53mm 2 (excluding 2 PLLs).
I. INTRODUCTION
Silicon based integrated circuit is a good solution for miniaturization of phased array radar due to its high integration density and reliability. The core of phased array radar is the radio frequency (RF) front-end T/R module, the corresponding up-conversion transmitter and down-conversion receiver. Many literatures discuss the integration of the T/R modules [1] - [5] , while the down-conversion receiver has been rarely mentioned. However, it's as important as the T/R modules. Generally, single-chip solutions adopt the zero-IF architecture due to simple structure, compact
The associate editor coordinating the review of this manuscript and approving it for publication was Diego Masotti . size and flexibility. However, these architectures have some limitations, including dc-offset, 1/f noise, second-order intermodulation distortion (IMD2) and I/Q mismatching. So the zero-IF receiver cannot be used in high-sensitivity scenarios since it only achieves limited sensitivity. Therefore, almost all radar systems have adopted the super-heterodyne receiver architecture due to its high sensitivity and strong antijamming capability.
Compared with the conventional single down-conversion super-heterodyne architecture, dual down-conversion receiver has been used extensively in phased array radar applications thanks to its high image rejection ratio. However, such architecture requires an image rejection filter (IRF) that is usually implemented in surface acoustic wave or bulk acoustic wave technology [6] - [8] , which leads to low integration. In addition, the required performance of phased array radar like high gain dynamic range, robustness, stability, wide bandwidth and lower noise figure (NF) brings challenges to high level integration.
To solve the above issues, this paper presents a fully integrated K-band dual down-conversion receiver for phased array radar applications in 90 nm CMOS. The receiver utilizes the dual down-conversion architecture to achieve superior performance. The integrated 1.15 GHz IRF provides enough wideband (22 MHz) image rejection ratio at 140 MHz offset before the second down-conversion by utilizing the Q-enhancing and frequency staggering techniques to compensate the component loss. The low noise amplifier (LNA) realizes the single-to-differential-ended conversion at the input with a transformer and achieves good common-mode rejection. The 70 MHz intermediate frequency (IF) baseband consists of two cascaded 3rd-order band-pass active-RC filters (BPFs) and one automatic gain control (AGC) loop, with using the integrator frequency compensation technique to lower down the requirements on the embedded Op-Amps. Two phase-locked loop (PLL) frequency synthesizers are integrated to provide the local oscillation (LO) signals for the down-conversions, where the matching of the chargepump is improved by adding one extra current compensation branch. The measurements of the prototype have shown superior performance. This paper is organized as follows. Section II describes the receiver architecture. Section III discusses the circuit implementation of the critical building blocks in the receiver. The experimental results are shown in Section IV. Finally, conclusion is drawn in Section V.
II. SYSTEM ARCHITECTURE
The main design target for the receiver is to convert the targeted mm-wave (∼23 GHz) signal to the baseband 70 MHz. Specifications of the presented receiver are summarized in Table 1 . This work requires high dynamic range (open loop mode >40 dB), low noise figure (<10 dB), and high image rejection ratio (>40 dB for second-conversion). In actual applications, the image issue for the first down-conversion can be solved with the mm-wave front-end module before this receiver, where one band-pass filter with the relaxed filtering specification is embedded. Fig. 1 shows the architecture of the presented receiver, which is realized using the dual down-conversion architecture. The receiver consists of a 2-stage LNA, a RF downconversion mixer, an image rejection filter, an IF mixer, In order to achieve the specifications of table 1. The RF part including LNA, mixers and IRF needs to provide approximately 43 dB gain, and baseband part needs to provide 8-56 dB gain. For the RF part, LNA and mixer1 provide 4 dB NF. Assuming that the IRF and mixer2 provide 30 dB and 20 dB NF, respectively, the baseband circuit provides 50 dB NF. The calculated system NF is approximately 9.79 dB, it's less than 10 dB even though the assumption is so conservative. The higher the gain of RF part in the design, the better the overall noise performance. Therefore, in the RF part design, the gain will be designed slightly higher than the target gain, which provides some design margin. The specifications of each block in proposed receiver are summarized in table 2.
For the overall radar system or some other applications of super-heterodyne receiver, the scheme of adding a filter at the front-end is very common [9] , [10] . In proposed receiver, the higher first IF (1.15 GHz) is adopted, it means that the first image rejection signal is farther away from the useful signal (by 2.3 GHz). Therefore, the image rejection issue for the first conversion is alleviated significantly, and could be solved with the filtering characteristics of the LNA and the off-chip out-of-band filter before the receiver.
III. CIRCUIT DESCRIPTIONS A. LNA AND MIXER
The LNA is the most critical module in the receiver chain in terms of sensitivity. Higher gain and lower noise figure are usually required. The first down-conversion mixer (RF mixer) is next to LNA and converts the RF signal to the first IF, is codesigned with the LNA in this work. Fig. 3 shows the schematic of the proposed LNA and RF mixer. To achieve good common-mode rejection and stability, the differential circuit is adopted. In order to suppress the noise from the following blocks, the LNA contains two inductively degenerated CSCG gain stages, which also provides high isolation. Transformers (Baluns) are used to implement inter-stage conjugate matching for maximum power transfer, resulting in simple routing, compact layout and good common-mode stability, compared with the conventional RLC tanks. Input matching network should be designed to reach either low NF or high available gain, which corresponds to different impedance selection seen from the LNA. Normally the maximum gain and the minimum noise figure cannot be satisfied simultaneously. Therefore, input matching network is carefully optimized to realize the conjugate matching, keeping the input reflection coefficient less than −10 dB, and can realize the maximum gain with little NF degradation. Fig. 4 shows the Simplified equivalent input matching circuit of the input stage of LNA. Assuming that the pad capacitor C pad and the capacitor C 1 for matching are ignored. Z in can be written as (1) .
where A is written as (2)
R gi is the sum of gate resistance and channel charging resistance of M1 A and M1 B in Fig. 3 [11] , [12] . L R can be written as (3) .
where L 1 , L 2 and M are determined by the transformer. In order to match the input of LNA to 50 , it requires the real part of Z in to 50 and the imaginary part is 0. So,
When ω = 0 and M = 0, (3)-(5) can further yield (6) .
(6) can be satisfied by choosing the proper transformer and parasitic resistance. In this work, the L 1 of transformer needs to consider the influence of pad capacitor C pad . The C 1 and L S 1 greatly relax the value of L 2 , resulting in the transformer can be easily realized. Fig. 3 also shows the layout of the input balun (L Pri = 220 pH , L Sec = 890 pH , k = 0.55).
In order to make the simulation results accurate, this work builds a wall from M1 to M9 as a shield around the balun and make the current return pass more complete. At the same time, the parasitic capacitance of the signal input PAD and the coupling of the MOM capacitance were taken into account in the simulation. The bias voltage Vbias is connected from the center tap of the second coil through M7, which is close to ideal AC ground since the symmetrical layout. In this work, the on-chip input-balun simultaneously realizes the functions of minimizing RF path loss, saving chip area, and eliminating ESD issue. The input matching adopts MOM capacitor instead of tunable capacitor because the switch in tunable capacitor can deteriorate the noise performance. The similar conjugate matching balun (L Pri = 1.14 nH , L Sec = 627 pH , k = 0.6) is adopted to realize the inter stage matching to help obtain high gain, since the conjugate impedance matching can achieve maximum power gain. As shown in Fig. 3 , the RF mixer is implemented as a double-balanced Gilbert mixer with resistive loading (IF mixer adopted the same structure). The LNA and the RF mixer are cascaded together through the transformer (L Pri = 757 pH , L Sec = 625 pH , k = 0.68) to realize the conjugate matching. The LO input signal is AC coupled using MIM cap to the LO input of the RF mixer through an LO buffer. The output of the RF mixer directly drives the next stage image rejection filter. Fig. 5 shows the simulated NF of the cascaded LNA and the RF mixer. The NF is within 3.18 dB-3.74 dB when the first IF is within 0.9-2.4 GHz, which is enough to cover the useful frequency (1.15 G±11 MHz). The simulated conversion gain of the cascaded LNA and the RF mixer is shown in Fig. 6 . The simulated peak gain is 29.94 dB at 1.35 GHz IF, with a 1-dB BW from 750 MHz to 2.05 GHz, which also can satisfy the bandwidth requirements of the useful signals.
B. IRF
The key of monolithic integrated down conversion is to design high performance image rejection filter, which requires the filter to have 1dB bandwidth>22 MHz and >40 dB image rejection ratio in this work. Fig. 7 shows the scheme of the proposed image rejection filter. As shown in Fig. 7 (a),(b) and (c), the IRF consists of three differential stages in cascade to provide sufficient gain and isolation. First stage and second stage work as band pass filter to provide the gain for useful signal (1.15 GHz±11 MHz in this work), and the band-stop filter is introduced as the third stage to reject the image signal (1.01 GHz ± 11 MHz). Due to the low quality factor (Q) passive components (mainly the inductors) in CMOS process, the on-chip IRF only achieves limited image rejection ratio. The Q-enhancing technique [13] - [15] is utilized in this work, which utilizes the crosscoupled pairs to provide negative resistance and compensate the loss of the passive components. As shown in Fig. 7 (b) , the equivalent parallel resistance of the LC resonant tank R p VOLUME 8, 2020 can be written as follows:
where R p is the inherent equivalent parallel resistance of the LC resonant tank, g m is the trans-conductance of the crosscoupled transistor MN iA or MN iB (Generally MN iA and MN iB have the same size). So dR p dg m can be written as (8) .
According to (7) and (8), the relationship between R p and g m can be further summarized as (9) .
When g m = 2 R p , R p is infinite. When g m = 2 R p , R p increases along with the increased g m . R p > 0 means the loss of LC tank can not be completely compensated, the cascode amplifier with LC-tank works as filter. However, when R p < 0, the LC tank is over compensated, which can lead to oscillation risk. Choosing the proper transistor size and the tail current of the cross-coupled transistor to compensate the loss of LC tank as much as possible within a certain margin can avoid over-compensation, resulting in removing oscillation risk.
The Q enhancement of the LC tank inevitably causes the decrease of the bandwidth. Frequency staggering technique [16] can remedy this problem. As explained in Fig. 7 (d) , two resonant tanks with different resonant frequencies f 1 and f 2 are cascaded. The bandwidth could be effectively expanded around the center frequency f c by choosing appropriate overlapping, where f 1 and f 2 are the lower and higher frequencies near the center frequency f c , respectively. In this work, the first stage and second stage are designed to resonant at f 1 (1.12 GHz) and f 2 (1.17 GHz), respectively. By choosing proper inductance and capacitance value, f 1 and f 2 can be staggered to achieve bandwidth expansion. SCA 1 and SCA 2 are 3-bit switched-capacitor arrays, which can make the filter tolerate process variations. Fig. 7 (c) shows the schematic of bandstop stage, an additional LC tank as a notch module is inserted in the common-source nodes of the differential cascode amplifier in the third stage, which can stop the image signal flowing to the output and further increase the image rejection. Similarly, Q-enhancing technique can improve the band-stop filtering performance, and SCA 3 can make resonant frequency tunable.
When the signal at the output of the first and second image rejection filter stage becomes strong enough, the transistors in the cross-coupled pair may work in the triode region, which would degrade its loss compensation capability and decrease the equivalent load impedance of the RLC tank as well as the gain. As a result, the linearity of the image rejection filter would be influenced. However, as the measured P1dB (Fig. 26) shows, the linearity of the whole receiver is still high enough to satisfy the specifications, even with the above linearity degradation. Fig. 8 shows the simulation of the image rejection filter, where f 1 and f 2 are staggered to provide 0.16 dB gain flatness in 1.15 GHz ± 11 MHz. The proposed IRF achieves above 45 dB image rejection ratio.
C. BPF
An IF band-pass filter is integrated to suppress the output of channel signal in the second IF part. Flat frequency response is required. Nth-order Butterworth filter has a maximally flat magnitude function [17] . In contrast to Bessel filter, Butterworth filter shows better selectivity, results in lower filter order. Although Inverse Chebyshev filter also can realize flat frequency response with lower order, the zeros in the filter transfer function bring an additional realization effort [17] . Therefore, this work utilizes a 3rd-order Butterworth active-RC band-pass filter, which achieves 22 MHz 3-dB bandwidth with the center frequency of 70 MHz.
In general, high center frequency and wide bandwidth require the wideband op-amps to maintain nearly ideal frequency response. In order to eliminate non-ideal effect of the op-amps and lower down its bandwidth requirement, this work adopts integrator frequency compensation technique [18] , [19] . As shown in Fig. 9 , the integrator transfer function with finite bandwidth op-amp can be written as follows: where A(s) is the frequency response of the op-amp and its first-order approximation can be given as:
where ω p is the −3dB bandwidth, A 0 is the dc gain of the op-amp. Choosing proper R z can neutralize the pole of the single-pole op-amp and make the integrator ideal, where the denominator of H(s) must be purely imaginary:
so,
(13) shows that a finite GBW op-amp can realize ideal integrator transfer function, which relaxes the GBW requirement of the op-amp. Fig. 10 shows the schematic of the op-amp, the feedforward compensation [20] and anti-pole-splitting techniques [19] , [21] , [22] are adopted in this work. The op-amp consists of a high gain path and a high speed path. In high gain path, two amplifier stages are cascaded. M 1A and M 1B form the input folded differential pair, M 0 provides the tail current. M 2A and M 2B are the common-source (CS) output stage. M 3A and M 3B behave as the high-speed path to form the feed-forward compensation. The feed-forward compensation technique improves the differential-mode phase margin of the op-amp since the combination of two paths generates a left half plane (LHP) zero. However, the common mode feedback (CMFB) loop still need a Miller compensation to improve its phase margin. In Fig. 10 , C c provides a Miller compensation. R z is connected in series to push the right half plane (RHP) zero caused by the Miller compensation to the left half plane. C f is connected between in-phase outputs of the first and second stage. In the first output node, C f provides a negative equivalent capacitors, which can counteract the effect of the Miller capacitor and expand the bandwidth. It also produces two zeros in the left half plane, which improves the phase margin of the circuit. Choosing proper C f (C f ≈ 1.2C c in this work) can expand the bandwidth and maintain the op-amp stability. Fig. 11 shows the schematic of the 3rd-order Butterworth BPF with the integrator frequency compensation technique, where 5-bit capacitor array and 2-bit resistor array are designed for center frequency tuning and bandwidth tuning respectively. Fig. 12 shows the simulated and ideal magnitude response of the BPF. The simulated gain flatness of the BPF is 2.23 dB within 59 MHz to 81 MHz, and the simulation agree well with ideal magnitude response.
D. AGC
The AGC is integrated on chip to provide 40 dB dynamic range for the receiver. Fig. 13 shows the diagram of the AGC, which consists of the PGA, peak detector, comparator and AGC control algorithm unit. The output amplitude of the PGA is detected by the peak detector to get a dc level. A 2-bit control codes are FIGURE 11. Schematic of the 3th-order Butterworth BPF with the integrator frequency compensation technique. obtained by comparing it with the preset threshold voltages V max and V min , which are used to be the input of the AGC control algorithm unit. The 6-bit control codes are generated by the control algorithm unit, then the codes are converted to 19-bit to control the gain of the PGA until the target amplitude level is achieved. Fig. 14 shows the schematic of the PGA. The PGA consists of three gain stages. The op-amp in each gain unit is the same as that in the BPF. The transfer function of the PGA is written as (14) .
In order to ensure that the gain is not affected by the load effect of the front stage. R is set to a fixed value, and the R f i is variable to realize the programmable gain. R f 1 and R f 3 are 3-bit coarse control switched-resistor, and R f 2 is 13-bit fine control switched-resistor. PGA1 and PGA3 provide 4-22 dB gain with 9 dB step, PGA2 provides 0-12 dB gain with 1 dB step. AC coupling is adopted between each stage, and DC bias is given respectively. The AC coupling provide high-pass pole, which is designed much less than the high-pass pole of BPF, so that the bandwidth of PGA can cover the BPF. In max gain mode, the simulated IP-1dB of proposed PGA is greater than about −50 dBm in various corners, max mode is applied to small input signals situation (∼ −100 dBm). Therefore, the proposed PGA can meet the requirement easily. Fig. 15 shows the simulated gain of the PGA in different control codes. The PGA can provide the programmable gain of 8-56 dB in the bandwidth range.
The comparison between the output of the peak detector and the threshold voltage will produce 3 cases: V peak < V min , V min < V peak < V max and V peak > V max , corresponding control codes are 00, 01 and 11, respectively. Fig. 16 shows the flow chart of the control algorithm unit. When SEL is high, the AGC works in automatic control mode, GAIN will be initialized to zero. When V min < V peak < V max , GAIN = 0, the AGC loop ends the work. When V peak < V min , it means that the output is not enough, GAIN = 1, which makes the gain of the PGA increase 1 dB. The above process repeats until V min < V peak < V max . When V peak > V max , the process is inverse.
E. FREQUENCY SYNTHESIZER WITH HIGH MATCHING CHARGE PUMP
The LO generator should cover the frequency band of interest. Fig. 17 shows the block diagram of the K-band PLL. It consists of a phase/frequency detector (PFD), a charge pump (CP), a third-order integrated passive loop filter (LPF), an all-NMOS VCO with the optimized LC-tank and the divider chain, which is composed of two-stage dividerby-two digital dividers and a multi-mode divider (MMD) controlled by a delta-sigma (DS) modulator.
The key blocks of the presented PLL include the LC VCO with wide tuning range to cover 21.4 GHz to 22.4 GHz and the high matching charge pump. As shown in Fig. 18 , the VCO utilizes the current source to set the bias current and provide a high impedance in series with the switching FETs of the differential pair [23] . Compared with the conventional varactor structure, the proposed varactor structure in Fig. 18 provides the largest tuning range when the common voltage of the differential tuning voltage shows good symmetry. In the PLL, the CP is the dominant block that determines the unwanted FM modulation level causing the reference spur [24] . Therefore, the mismatch of the CP has significant influence on the in-band phase noise of the PLL. The mismatch derives from the asymmetry of the charging and the discharging currents, which can be divided into the steady mismatch and the transient mismatch. Assuming that the difference of the charging and discharging currents and the maximum value of the two currents are I and MAX(I charge , I discharge ), respectively. The steady mismatch is defined as the ratio of the I and the MAX(I charge , I discharge ). The transient mismatch is defined as the ratio of the integral of the I in one working period of the CP and the integral of MAX(I charge , I discharge ) in the same period. The transient mismatch is dominant in the CP design, since it not only includes the current conductivity in the charging and discharging circuits, but also the mismatch induced by the response of two paths to the control signals from the PFD. Generally, the steady mismatch could be optimized to about 0.3%. And the transient mismatch could be optimized by setting an appropriate working time in one period and making the rising response and the falling response of two paths symmetrical. Fig. 19 illustrates the proposed schematic of the CP. The supply voltage of the charge pump is 1.2 V. Two cascoded transistors in the middle of the CP are switches, which just consumes little voltage headroom. About 300 mV voltage headroom is enough for the current source and sink in each branch with low voltage current mirror technique. An extra compensation branch [25] is added to the PMOS charging path to compensate the mismatching caused by the headroom issue, the transient mismatch of the CP is optimized to about 0.4% in the typical case, and below 0.8% in the worst case. Fig. 20 shows the simulation output current versus the output voltage with the compensation branches, where the output voltage range with good matching of charging/discharging current is 0.2-0.9 V. Fig. 21 shows the microphotograph of the receiver implemented in 90-nm CMOS. It occupies a core chip area of 4.58 × 0.53 mm 2 , the dc power consumption is 74 mA from 1.2 V power supplies, excluding the PLLs. In the test PCB, the dc pads on the chip are wire bonded to the PCB. The RF pads (GSG) is connected to the probe. The baseband output signal is wire bonded to the PCB and connected to the test equipment through the SMA interface.
IV. MEASUREMENT RESULTS
S 11 of the receiver is measured with the Agilent N5245A network analyzer. As show in Fig. 22 , the measured S 11 is less than −10 dB over 22.2 GHz-24.7 GHz, which is sufficient to cover the target frequency. Thanks to the full consideration of the parasitism of the GSG PAD and MOM capacitance in the simulation, the measurement can agree well with the simulated results.
For the NF, it was measured using a noise source (Agilent 346CK01) and a spectrum analyzer (Agilent PXA N9030B), Fig. 23 shows the measured NF of the receiver, the NF is about 8.3 dB and meets the system requirement for the phased array radar applications (typical NF<10 dB).
The bandwidth of the receiver was measured by using the signal generator (Agilent E8257D) as RF signal source, and a spectrum analyzer (Agilent PXA N9030B). The bandwidth can be measured by scanning the RF frequency (22.69 GHz-23 GHz in this work) and keeping the f LO 1 (21.6 GHz in this work) fixed. Fig. 24 shows the measured bandwidth of the receiver of 23.55 MHz, it can meet the 22 MHz bandwidth requirement. Fig. 25 shows the measured gain of the receiver at different gain control codes with P in = −102 dBm@22.75 GHz, where the −102 dBm power is generated by the signal generator (−95 dBm plus 7 dBm insertion loss from the RF input cable). The variable gain range is about 44 dB (51 dB-95 dB). Additionally, the P 1dB was characterized by measuring the output power versus the RF input power. As shown in Fig. 26 , the measured output P 1dB of the receiver is −1 dBm.
As shown in Fig. 27 , the measured phase noise of the RF PLL is −97.52 dBc/Hz at 1 MHz offset for 21.6 GHz carrier where the loop bandwidth of the PLL is set to 500 kHz. The measured VCO tuning range is shown in Fig. 28 . The overall frequency tuning range is from 20.3 GHz to 22.5 GHz.
As shown in Fig. 29 shows the measured target signal and image signal spectrum with the same configuration, it can be observed that the difference between the useful signal and the image signal are 45.2 dB, 48.16 dB and 49.5 dB.
When the RF input is increased or decreased, as shown in Fig. 30 , the AGC can automatically regulate the output back to a fixed-amplitude output within 226 µs and 324 µs when input increased and decreased respectively.
The performance of the proposed solution is compared against the previously reported realizations in Table 4 . It could be seen that the proposed K-band receiver achieves higher integration level and image rejection ratio of 45.2 dB since the high performance on-chip IRF is integrated, and demonstrates higher variable gain range of 51 dB-95 dB and the output 1 dB compression point of −1 dBm.
V. CONCLUSION
A K-band dual down-conversion receiver for phased array radar application in 90 nm CMOS technology was demonstrated. The receiver utilizes the dual down-conversion architecture to achieve superior performance. The integrated 1.15 GHz image-rejection filter provides 45.2 dB image rejection ratio at 140 MHz offset before the second down-conversion by utilizing the Q-enhancing and frequency staggering techniques to compensate the component loss. The measurements of the prototype show that the receiver converts the targeted mm-wave signal to 70 MHz intermediate frequency while achieving 8.3 dB noise figure and 51-95 dB variable gain range. The receiver draws 74 mA current (excluding 2 PLLs) from the 1.2 V power supplies and occupies a core area of 4.58 × 0.53 mm 2 excluding 2 PLLs).
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